Partitioning of Behavioral Descriptions with Exploiting Function-Level Parallelism

نویسندگان

  • Yuko Hara-Azumi
  • Hiroyuki Tomiyama
  • Shinya Honda
  • Hiroaki Takada
چکیده

A novel method to efficiently synthesize hardware from a large behavioral description in behavioral synthesis is proposed. For a program with functions executable in parallel, this proposed method determines a behavioral partitioning which simultaneously minimizes the overall datapath area and the complexity of the controller while maximizing performance of a synthesized circuit by fully exploiting function-level parallelism of a behavioral description. This method is formulated as an integer programming problem. Experimental results demonstrate that this method leads to a shift of the explorable design space so that superior solutions which could not be explored by earlier work are included, showing the effectiveness of our proposed method. key words: behavioral synthesis, function-level partitioning, integer programming problem

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Exploiting Multi - Grained Parallelism for Multiple - Instruction - Stream Architectures

Exploiting parallelism is an essential part of maximizing the performance of an application on a parallel computer. Parallelism is traditionally exploited at two granularities: individual operations are executed in parallel within a processor to exploit instruction-level parallelism and loop iterations or processes are executed in parallel on different processors to exploit loop-level paralleli...

متن کامل

Compilation techniques for parallel systems

Over the past two decades tremendous progress has been made in both the design of parallel architectures and the compilers needed for exploiting parallelism on such architectures. In this paper we summarize the advances in compilation techniques for uncovering and eeectively exploiting parallelism at various levels of granularity. We begin by describing the program analysis techniques through w...

متن کامل

Hardware/Software Co-design and Verification Methodology from System Level Based on System Dependence Graph

System Dependence Graph (SDG) is a graph representation which shows dependencies among statements / expressions in a design. In this paper, we propose a new HW/SW co-design methodology based on SDG. In our method, any combination of C / C++ / SpecC descriptions is acceptable as input designs so that design functions can be specified flexibly. First, the input descriptions are analyzed and verif...

متن کامل

Extended Parallelism Models For Optimization On Massively Parallel Computers

1. Abstract Single-level parallel optimization approaches, those in which either the simulation code executes in parallel or the optimization algorithm invokes multiple simultaneous single-processor analyses, have been investigated previously and have been shown to be effective in reducing the time required to compute optimal solutions. However, these approaches have clear performance limitatio...

متن کامل

Eecient Program Partitioning Based on Compiler Controlled Communication 1

In this paper, we present an e cient framework for intraprocedural performance based program partitioning for sequential loop nests. Due to the limitations of static dependence analysis especially in the inter-procedural sense, many loop nests are identi ed as sequential but available task parallelism amongst them could be potentially exploited. Since this available parallelism is quite limited...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEICE Transactions

دوره 93-A  شماره 

صفحات  -

تاریخ انتشار 2010